Notice of Allowability	Application No.	lication No. Applicant(s)		
	10/601,937	01,937 YUN ET AL.		
	Examiner	Art Unit	01/	
	Pamela E Perkins	2822	1	
The MAILING DATE of this communication appeall claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RID of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in or other appropriate community (GHTS). This application is s	this application. If not inclu inication will be mailed in du	ded e course. THIS	
1. This communication is responsive to the amendment filed	on 1 November 2004.			
2. ☑ The allowed claim(s) is/are <u>1-6 and 11-20</u> .				
3. $igotimes$ The drawings filed on <u>23 June 2002</u> are accepted by the E	xaminer.			
4. ☑ Acknowledgment is made of a claim for foreign priority un a) ☑ All b) ☐ Some* c) ☐ None of the:		or (f).		
1. Certified copies of the priority documents have		••		
2. Certified copies of the priority documents have	• •		4:	
 Copies of the certified copies of the priority does International Bureau (PCT Rule 17.2(a)). 	cuments have been received	i in this national stage applic	cation from the	
* Certified copies not received:				
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		a reply complying with the r	equirements	
5. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which give			NOTICE OF	
 CORRECTED DRAWINGS (as "replacement sheets") muse (a) ☐ including changes required by the Notice of Draftspers 1) ☐ hereto or 2) ☐ to Paper No./Mail Date (b) ☐ including changes required by the attached Examiner's Paper No./Mail Date 	on's Patent Drawing Review	•		
Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in t			ne back) of	
7. DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT			. Note the	
Attachment(s) 1. □ Notice of References Cited (PTO-892)	5. □ Notice of Inf	formal Patent Application (P	TO-152)	
2. Notice of Draftperson's Patent Drawing Review (PTO-948)		ımmary (PTO-413),	, 0 , 02,	
3. ☐ Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date	Paper No./	Paper No./Mail Date 7. Examiner's Amendment/Comment		
1. Examiner's Comment Regarding Requirement for Deposit	8. 🛛 Examiner's	Statement of Reasons for Al	llowance	
of Biological Material	9.	. /		
		En-		
,				

Art Unit: 2822

DETAILED ACTION

This office action is in response to the filing of the amendment on 1 November 2004. Claims 1-6 and 11-20 are pending; claims 7-10 have been cancelled.

Allowable Subject Matter

Claims 1-6 and 11-20 are allowed.

Reasons for Allowance

The following is an examiner's statement of reasons for allowance: prior art does not anticipate, teach, or suggest a method of forming a trench isolated integrated circuit device where a trench is formed including sidewalls in an integrated circuit substrate; forming a lower device isolation layer in the trench and extending onto the trench sidewalls, the lower device isolation layer including long, narrow grooves therein, a respective one of which extends along a respective one of the sidewalls, such that a respective groove spaces apart the lower device isolation layer adjacent thereto, from a respective sidewall; and forming an upper device isolation layer on the lower device isolation layer and in the grooves.

For example, Knorr et al. (6,531,377) disclose a method of forming a trench isolated integrated circuit device where a buffer insulation layer and a hard mask layer are formed on an integrated circuit substrate; forming an opening in the hard mask layer and in the buffer layer to expose the integrated circuit substrate; forming a trench including sidewalls in the integrated circuit substrate that is exposed by the opening;

Art Unit: 2822

્' ઇ'

forming a sidewall oxide layer on the sidewalls of the trench; forming a conformal liner layer on the sidewall oxide layer; forming a lower device isolation layer in the trench and extending onto the trench sidewalls, the lower device isolation layer including grooves therein, a respective one of which extends along a respective one of the sidewalls; forming an upper device isolation layer on the lower device isolation layer and in the grooves; removing the hard mask layer, such that the grooves extend a predetermined depth from the substrate face; and forming a plurality of transistors on the trench isolated integrated circuit device. However, Knorr et al. do not disclose, anticipate, teach, or suggest the lower device isolation layer including long, narrow grooves therein, a respective one of which extends along a respective one of the sidewalls, such that a respective groove spaces apart the lower device isolation layer adjacent thereto, from a respective sidewall.

Chen et al. (6,093,600) disclose a method of forming a trench isolated integrated circuit device where a buffer insulation layer and a hard mask layer are formed on an integrated circuit substrate; forming an opening in the hard mask layer and in the buffer layer to expose the integrated circuit substrate; forming a trench including sidewalls in the integrated circuit substrate that is exposed by the opening; forming a sidewall oxide layer on the sidewalls of the trench; forming a conformal liner layer on the sidewall oxide layer; forming a device isolation layer in the trench and extending onto the trench sidewalls; removing the hard mask layer and the buffer insulation layer, such that the grooves extend a predetermined depth from the substrate face; and forming a plurality of transistors on the trench isolated integrated circuit device. However, Chen et al. do

Art Unit: 2822

not disclose, anticipate, teach or suggest the lower device isolation layer including long, narrow grooves therein, a respective one of which extends along a respective one of the sidewalls, such that a respective groove spaces apart the lower device isolation layer adjacent thereto, from a respective sidewall; and forming an upper device isolation layer on the lower device isolation layer and in the grooves.

Hung et al. (6,750,117) disclose a method of forming a trench isolated integrated circuit device where a buffer insulation layer and a hard mask layer are formed on an integrated circuit substrate; forming an opening in the hard mask layer and in the buffer layer to expose the integrated circuit substrate; forming a trench including sidewalls in the integrated circuit substrate that is exposed by the opening; forming a sidewall oxide layer on the sidewalls of the trench; forming a conformal liner layer on the sidewall oxide layer; a conformal etch protection layer on the conformal liner layer; forming a device isolation layer in the trench and extending onto the trench sidewalls; and removing the hard mask layer and the buffer insulation layer. However, Hung et al. do not disclose, anticipate, teach or suggest the lower device isolation layer including long, narrow grooves therein, a respective one of which extends along a respective one of the sidewalls, such that a respective groove spaces apart the lower device isolation layer adjacent thereto, from a respective sidewall; and forming an upper device isolation layer on the lower device isolation layer and in the grooves.

The prior art made of record in this action does not anticipate, teach, or suggest a method of forming a trench isolated integrated circuit device where a trench is formed including sidewalls in an integrated circuit substrate; forming a lower device isolation

Art Unit: 2822

layer in the trench and extending onto the trench sidewalls, the lower device isolation layer including long, narrow grooves therein, a respective one of which extends along a respective one of the sidewalls, such that a respective groove spaces apart the lower device isolation layer adjacent thereto, from a respective sidewall; and forming an upper device isolation layer on the lower device isolation layer and in the grooves.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pamela E Perkins whose telephone number is (571) 272-1840. The examiner can normally be reached on Monday thru Friday, 9:00am to 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2822

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PEP

MARZINEN SUZILION NIKATENNIKA